Design and Simulation of Arithmetic Logic Unit